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Abstract—An approach to high efficiency RF-power amplifier 
design is presented. It addresses simultaneously efficiency opti-
mization and peak voltage limitations when transistors are 
pushed towards their power limits.     
I. INTRODUCTION 
A major decision in design of a high efficiency RF-power 
amplifier stage is to determine the transistor load impedance, 
which simultaneously provides the desired output power, op-
timizes efficiency, and operates the transistor within its vol-
tage ratings. Having solved this problem, the remaining task is 
to design the corresponding impedance transformation and 
matching circuits for the transistor. Here, we may benefit from 
the still improving accuracy of the simulation models of RF 
power transistors. It is the purpose of this paper to focus on the 
first issue, and subsequently demonstrate how the results may 
support a 50W, 435MHz narrow-band RF power amplifier 
design using vendor supplied transistor models. 
II. SERIES TUNING  IN RF POWER AMPLIFIERS 
High powers at high frequencies imply low impedance le-
vels, and series tuning becomes the natural choice of connect-
ing to the transistor through realizable component. Series tun-
ing means also that the currents entering the transistor are kept 
sinusoidal. This is in contrast to the classical class A, AB, B, 
and C RF-power amplifier concepts, where parallel tuning 
forces sinusoidal voltages. Series tuning is the outset for more 
dedicated high efficiency amplifier principles including class 
D, F, and, especially, class E. Therefore, the basic equivalent 
circuit setup for discussing series tuning, which is shown in 
Fig.1, resembles the setups for class E discussions.  But unlike 
the common approach in literature, [2] [3], no attempts are 
made to find closed or partly closed form solutions to this cir-
cuit problem. Instead we shall resort on numerical techniques 
and demonstrate that the corresponding solutions have wider 
practical implications since only a minimum number of con-
straints are required. Furthermore, it becomes possible to in-
corporate transistor series losses in the efficiency estimations, 
which significantly improves the foundation for design deci-
sions.    
In addition to the series tuning, which causes the sinusoid-
al load current of amplitude Id1, the major assumptions behind 
the equivalent circuit is that the transistor is driven so hard that 
is operation may be described by a switch. The switch is 
closed when the gate to source voltage is above threshold and 
open when it is below. The transistor input details are not ex-
plicitly shown in the equivalent circuit, but the input driving is 
specified through the switch opening angle θa. When the 
switch is open, the total drain current, which is the sinusoidal 
load current plus the dc supply current Id0, charges or de-
charges the transistor output capacitance Co. When the switch 
closes and short-circuits the capacitor, the drain source voltage 
is fixed to the voltage source VON, which accounts for the dy-
namic on-voltage of the transistor. 
Before discussing the setup and solution of equations for 
the output loading, it should be realized that the circuit in-
cludes two power loss mechanisms. The transistor series loss,  
 , 0 ,tr series c ONP I V=  (1) 
and the switching loss that accompanies the closing of the 
switch. If Vcsw denotes the capacitor voltage prior to switching, 
f0 is the operating frequency, and Bc is the corresponding sus-
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The power balance in the circuit is given by 
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where VDD is the supply voltage. If we organize the circuit to 
avoid switching losses, which is a part of the class E concept, 
the drain efficiency becomes the highest possible, 
 
Figure 1.  Simplified equivalent circuit for transistor loading in a series 
tuned amplifier. 
This work was conducted as the initial step towards the design of a pow-
er amplifier for a p-band ice sounding radar, ESA (Europeans Space Agency
) contract no 19397/05/NL/JA.  [1] 




tr switchopt load P ON DDbattery
P P V Vη
=
= = −  (4) 
Without series losses either, this result agrees with the ideal 
class E promise of 100% efficiency. In realistic amplifiers the 
efficiency in (4) represents an upper bound for any design.     
 
III. MODEL SETUP 
Fig.2 summarizes the assumed wave-shapes of the drain 
current,  
 0 1 0( ) cos( ) , ,d d d iI t I I tϕ θ ϕ ω= + − =  (5) 
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∫
 (6) 
The instance where the switch opens is taken as time origin 
above, so the switch open period of length θa starts from zero. 
Within this period, the voltage gets an optimum if and when 
the current turns negative at phase θm. We shall avoid lengthy 
discussions of pathological cases, and assume that this hap-
pens as sketched in Figure 2. , so the voltage peaks at phase 
 1 0 1cos ( / ) .m i d dI Iθ θ π −= + −  (7) 
The voltage expression (6) provides a basis for formulating 
three basic constraints that always must be met. First, the 
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Taking the fundamental frequency drain voltage and current 
components as phasors, the loading condition is expressed 
 1 1 1( ) ,d L d L L dV Z I R jX I= − = − +
r r r
 (9) 
where RL and XL are the real and the imaginary part of the 
load impedance. Worked out in details, this gives two loading 
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∫  (11) 
                                                        
1 Expression details are summarized below in the appendix 
By equations (8), (10), and (11) we have established three 
relations among a set of nine variables and parameters 
 { }0 1, , , , , , , , .d d i a L L c ON DDI I R X B V Vθ θ  (12) 
Clearly, some of the components are fixed constants in a de-
sign task, but still more constraints are required to solve the 
transistor loading problem. Relevant candidates are 
 21: / 2 ,out L dOutput Power P R I=  (13) 
 21 0: / 2 ,L d d DDEfficiency R I I Vη =  (14) 
 max 0 1: ,d d dMaximum Current I I I= +  (15) 
 max: ( ) ,d d mMaximum Voltage V V θ=  (16) 
 : ( ) 0 .csw d a ONNo Switching Loss V V Vθ= − =  (17) 
The last condition is a prerequisite for class E operation, but in 
literature, it is commonly followed by the additional require-
ment that the current through the switch must be zero at the 
switching instant. This conditions is referred to as “optimal” 
switching, although it is hard to follow the rationale behind the 
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Optimal Switching
I I Iθ θ θ= + − =
 (18) 
does not influence the efficiency of the amplifier. There are, 
however, two implications of (18). The nice property is that it 
becomes a remedy in setting up closed form design equations 
for class E amplifiers. The bad property is that it unnecessarily 
worsens the well known draw-back of class E designs, [3] 
p.170, namely that the maximum drain voltage approaches or 
exceeds the transistor voltage ratings, if we tend to operate 
them towards their maximum power capabilities. Since the 
strategy in the present work is to solve the design equations 
numerically, there are no needs for considering the condition 
in (18) here.     
IV.  NUMERICAL SOLUTION 
To demonstrate a numerical solution to the amplifier load-
ing problem, we consider the task of designing a 50W, 
435MHz, narrowband amplifier using the MRF373A LDMOS 
transistor from Freescale with 28V supply voltage. The tran-
sistor may be used to 75W and it has a drain voltage rating of 
 
Figure 2.  Drain current and voltage waveshapes in the switching 
equivalent circuit of Figure 1.  
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70V. To stay safe we shall limit the maximum drain voltage to 
80% of the rating. The transistor has an output capacitance of 
49pF and the dynamic on-voltage is set to 4.5V. Thereby three 
of the quantities in (11) are initially fixed, 
 0.134 , 4.5 , 28 .c ON DDB S V V V V= = =  (19) 
In the solution process, the switch opening angle θa is swept as 
an independent variable, and the numerical process must solve 
for the remaining five unknowns, Id0, Id1, θi, RL, and XL. Be-
sides the three basic conditions (8), (10), and (11), the output 
power (13) and the maximum voltage (16) requirements are 
enforced using    
 ,max50 , 56 .out dP W V V= =  (20) 
The actual solution process is undertaken by the “fsolve” 
equation solver routine from the optimization toolbox in 
MATLAB, and we get the results that are shown in Fig.3. The 
horizontal axes span the whole range of opening angles θa 
where the solutions are meaningful, real-valued quantities. 
The unknowns that are determined by the numerical process 
are shown in Fig.3 (a) and (b). On basis of the solutions the 
resultant efficiency and the voltages Vcsw, which are short-
circuited by the switch, are calculated and shown in Fig.3(c).  
It is obvious that there is a simultaneous maximum in effi-
ciency and minimum in Vcsw. For a series-tuned amplifier with 
maximum efficiency, the solution curves provide the follow-
ing design data,   
 max .
247






= = Ω = Ω
 (21) 
The result shows that the penalty for staying with a safe max-
imum drain voltage is a reduction in efficiency from the upper 
bound in (4), which gives,   
 1 4.5 / 28 0.84 84% .optη = − =   (22) 
V. AMPLIFIER DESIGN SUMMARY 
The schematic of the final amplifier is shown in Fig.4 by 
the corresponding simulation setup for ADS (Advanced De-
sign System from Agilent). The transistor model to be em-
ployed comes from the design library that may be downloaded 
from Freescale. Series tuning is enforced in the circuit by se-
ries connecting inductors in the signal path directly to the tran-
sistor terminals leads (short, broad transmission lines). At the 
output side of the transistor Lo1, Co1, and Co2 transform the 
external load to the drain load impedance in (21). Before the 
input matching circuit was established, the correctly loaded 
circuit was driven by a sinusoidal current, which was adjusted 
to provide the desired output power in simulation. By this step 
we implicitly incorporate the opening angle in the practical 
 
Figure 3.  Part (a) and (b) hold the numerical solutions to the loading problem (8), (10), (11) subject to output power (13) and maximum voltage (16) 
constraints. The amplifier efficiencies and switched voltages in part (c) are post-calculated by  (14) and the first equation in  (17).        
 
Figure 4.  ADS simulation setup for a narrowband power amplifier that is loaded for maximum efficiency according to (21). Inset shows actual circuit. 
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design process. It is done by recording and, subsequently, by 
power matching to the corresponding large signal input im-
pedance through the Li1, Ci1, and Ci2 circuit.  
The frequency characteristics for output power, gain, and 
input matching achieved by this approach are summarized by 
Fig.5 and Table I.   
TABLE I.  AMPLIFIER  PERFORMANCE   
 Pout [W] Eff. % IDD[A]
Measured 50.1 68.0 2.63
Simulated (ADS) 50.1 78.0 2.30
Switch Model 50.0 73.6 2.43
 
VI. DISCUSSIONS AND CONCLUSIONS 
Considering the three levels of methods and result that are   
summarized by Fig.5 and TABLE 1, they are in remarkably 
good agreement compared to RF power amplifiers simulation 
standards, so the series tuning approach, which was presented 
in this paper, has proven useful in practice.  
 There is room for improvement in the series tuned switch 
model of the transistor loading. This becomes clear, if we con-
sider the wave-shapes of the simulated drain voltages and cur-
rents in Fig.6. It is seen that the assumption of a constant dy-
namic on-voltage is reasonable. The switching in the simula-
tion, however, is not instant and the dynamic on-voltage is not 
completely constant. It should be investigated how we may 
compensate for a finite switching period and make a more 
refined on-voltage description, like it was done in an earlier 
successful attempt to cope with bipolar power-amplifies in a 
similar way [4].  
Regarding simulations, where the supplied model seems to 
overestimate realities, it should be kept in mind that the pre-
vailing situation a few years ago was that practically no RF 
power amplifier designer trusted any form of simulations. It is 
demonstrated above that the quality of the simulation models 
have reached a level where they successfully may contribute 
to the design process, here by translating simplified theoretical 
design criteria into useful circuit matching parameters.  
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Figure 5.  Measured (heavy lines) and simulated (thin lines) frequency 
responses of the  circuits in Fig.4. 
 
Figure 6.  Simulated  current and voltage wave-shapes (thin lines) 
compared with the similar switch model wave-shapes (heavy lines). The 
sinusoidal currents can hardly be distinguished.  
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